
Solutions - Quiz 4

(April 5th @ 5:30 pm)


PROBLEM 1 (30 PTS)

Draw the state diagram (in ASM form) of the FSM whose VHDL description is listed below:



PROBLEM 2 (40 PTS)

• Complete the timing diagram of the following FSM (represented in ASM form):



PROBLEM 3 (30 PTS)

• Sequence detector (with overlap): Draw the state diagram (any representation) of a circuit that detects the following sequence: 01101. The detector must assert an output z = 1 when the sequence is detected.

